Abstract-A linear feedback shift register can be used to compress a serial stream of test result data. The compressed erroneous bit stream caused by a fault is said to form the "signature" of the fault. Since the bit stream is compressed, however, it is possible for an erroneous bit stream and the correct one to result in the same signature.
I. INTRODUCTION
An economical way to deal with the large amount of data and operating speeds that are often required for testing digital systems is to compress test result data using simple compression algorithms. This involves first designing the system so that test data can be repeated, beginning with a special "start" signal and ending with a special "stop" signal. The test stimulus resulting in the repeatable stream should be carefully chosen to exercise the circuit under test. It is then possible to monitor key lines in the circuit, using probes [1] or some built-in mechanism [2] , and to compress the data stream observed during the test. The compressed test result can then be compared with the one that is known to be correct in order to determine whether a fault is present in the system. This type of analysis can result in considerable reduction of test result storage, but the compression algorithm must be simple enough to be performed at high speed. For example, one could count the number of l's in the stream or the number of 0 to 1 or 1 to O transitions ("transition count testing" [3] ). Reference [4] contains a summary of count functions that have been proposed.
A data compression technique that is of interest in this paper is based on linear feedback shift registers (LFSR's) as in [1] , [2] , [5] . Fig. 1 in digital systems. It can be used in a production test stand or built into a system for periodic testing during operation [2] . Because it leads to accurate fault diagnosis requiring relatively simple diagnostic equipment, fault signature analysis is particularly attractive for field testing of microprocessor-based systems. For this reason, examples used in this correspondence are drawn from microprocessor systems.
As with other data compression techniques, LFSR signature analysis allows some errors to go undetected. Hence, some circuit faults may go undetected. It is the purpose of this correspondence to evaluate and develop measures of the effectiveness of LFSR's at detecting faults. We emphasize that it is the detection of faults that is of primary concern. However, one cannot directly observe faults, only their effect: errors. Hence, measures are formulated in terms of errors detected. Nevertheless in order for a measure to be meaningful it must be based on the detection of errors that are likely to occur in response to network faults. Accordingly, measures are discussed in light of fault/error relationships.
Section II of the paper briefly presents the mathematics underlying signature analysis. Only the binary case is discussed, since this is of greatest practical interest; however, all the results can be easily generalized to include multivalued systems. Section III discusses measures of LFSR effectiveness proposed by others. Section IV develops new measures based on errors that are deemed likely to occur in response to faults, and the correspondence concludes with Section V.
II. SIGNATURE ANALYSIS AS POLYNOMIAL DIVISION
The mathematics upon which fault signature analysis is based is essentially the same as the basis for algebraic coding theory. A more detailed discussion of the material in this section can be found in nearly any coding theory textbook, for example, [8] .
Binary vectors can be represented as polynomials with bmiary coefficients. For Fig. 2(a) . The same division as above is shown in Fig. 2(b) . We observe that the quotient produced by the alternate divider is the same, but the content of the register after the division is not the remainder as is the case with the divider shown in Fig. 1 The final contents are not the remainder.
k -1 polynomial m(x). We use a divider similar to Fig. I to compress m(x) into a signature. This is done by shifting m(x) into the divider and taking the remainder as the signature; the quotient is ignored. Let p(x) be the degree r polynomial forming the divisor, and let the rernainder (signature) be s(x), a polynomial of degree less than r. Then s(x) is related top(x) and m(x) in the following way: m(x) + q(x) -p(x) + s(x). We can also express an error pattern as a polynomial e(x) so that each nonzero coefficient represents an error in the corresponding bit position. For example, if 1011 1 is the correct data stream and an erroneous one is 11101, then we let m(x) = x4 + X2 + X + 1 represent the correct stream and m'(x) = x4 + X3 + X2 + 1 represent the erroneous one. The error pattern is represented by e(x) = X3 + x so that m'(x) = m(x) + e(x). An undetectable error is one which satisfies m(x) = e(x) = q'(x) * p(x) + s(x); that is, m(x) and m(x) + e(x) have the signature.
An alternate LFSR for generating a signature is a divider of the type shown in Fig. 2 . This implementation may be preferred because it does not require placing exclusive-OR gates between shift register stages; this simplifies MSI realizations. Since the final contents of the divider of Fig. 2 are not the remainder, the signature differs from that used by the LFSR of Fig. 1 . Nevertheless, the two signature generators do have an important property in common.
Theorem 1: Let s(x) be the signature generated for input m(x) using the polynomial p(x) as a divisor in either LFSR shown in Figs Ifp(x) is degree r, then it has 2k-r -1 nonzero multiples of degree less than k. Each of these represents an undetectable error, and all undetectable errors are represented by one of the multiples of p(x) (from Theorem 1). Hence, 2k-r -1 of the 2k -1 errors are undetectable, and the theorem follows. O3
As k o, the probability of Theorem 2 approaches 2-. The degree r of the polynomial chosen in [1] is 16, and the probability from Theorem 2 becomes 0.000015. This low probability is often quoted to point out [5] . In [5] All of the results derived in [5] are based on an assumption of independent errors. Since such an assumption appears to be of questionable validity, we do not discuss them in detail. Briefly, it appears that all polynomials of degree r with a nonzero coefficient of x°will do equally well using the measures given in [5] , although this has not been proved. PC(X) = X16 + 1; proposed in [5] . PD(X) = X 16; the polynomial requiring no feedback.
As was pointed out earlier, all four polynomials perform equally well when all errors are equally likely, and all but PD(x) detect all single errors.
PA(x) is a primitive polynomial [8] . A = PC(X). PD(x) generates a distance 1 code so it is very ineffective against bursts. One can study the (n, d)-burst detecting characteristics for a given polynomial more completely by referring to "shortened cyclic codes" [8] . However, we choose to end this discussion with a final theorem that holds when the length of the burst neighborhood is reduced to r, the degree of p(x).
Theorem 5: If p(x) is degree r and the coefficient of x°is 1, then all (r, r)-bursts are detected with signature analysis using p(x).
Proof: Any nonzero multiple of p(x) must have two nonzero coefficients appearing farther apart than r. A more complete proof of this well-known theorem as it applies to coding theory can be found in [8] . Such errors were first pointed out in [9] and are the result of "repeated-use faults." According to Avizienis, "this error pattern occurs in a byte-organized computer during transfer, complementation, and addition; it will also be observed in parallel multiplication and division which employ b-bit shifts." Since short word length microprocessors have many characteristics of the byte-organized computers of which Avizienis is speaking, these errors also appear to have relevance in microcomputer systems. Errors with erroneous bits separated by powers of 2 are also mentioned in [1 ] although no measures are given for their detection.
We now determine the proportion of these errors that are detected by p(x); or equivalently, the probability of detecting such an error if they are equally likely. We assume p(x) has a nonzero coefficient of x0 for convenience and because it is now apparent that these are the most useful polynomials in practice. Some results adapted from the theory of Galois field are useful. As mentioned earlier we only consider the binary case.
Definition 2: A polynomial is irreducible if it cannot be expressed as the product of two polynomials of degree > 1.
Theorem 6: Any polynomial p(x) has a unique factorization:
where the pi (x) are irreducible. This is analogous to the unique factorization of a positive integer into primes.
Theorem 7: E(Xb) = E(X)b when modulo 2 polynomial arithmetic is used and b is a power of 2.
We first determine the number of errors of the form xiE(xb), O < i < b, that are multiples of p(x).
Because the p(x) that we are considering have no factor x', i > 0, one can show rather easily that xiE(xb) is a multiple of p(x) if and only if E(xb) is a multiple of p(x). Consequently, we determine the number of errors E(xb) that are multiples of p(x), and finding the number of xiE(xb), 0 < i < b is then straightforward.
First, factor p(x) into its irreducible factors:
Due to Theorem 7, we need to consider polynomials E(x)b that are multiples of p(x). Each of these must contain each of the pi(x) as a factor some multiple of b times. Let 1i = rmi/bl. bli is the minimum number of times each pi (x) must appear as a factor of E(X)b. Or, pI(X)bll p2(X)bl2. once, as k a, ), the probability of not detecting an error of the form xiE(xb) is minimized, and the probability is 2
Proof: To minimize the probability of an undetected error, we need to maximize d:
Furthermore, I 1 midi = r which we assume is fixed. rm,/b1 < mi Once a list of detection sets, associated with a prescribed set of faults, has been obtained for a circuit (for example a JK flip-flop), it may be used in several ways [4] . Examples concerning deterministic testing and random testing are given. An asynchronous version has already been used [3] , [5] , [6] to analyze the testing ofa circuit, such as a flip-flop, when it is included in a larger circuit. Properties 2-4 and Theorem 2 in this paper have been shown in [5] .
II. BACKGROUND Let a Moore-type sequential machine M(X, Q, Z, 6, c), according to the classical notations, become Mf(X, Qf, Z, f, wi) if a faultJfis present. The sets of internal states Q = lq', --, q,,j and Qf= q, --qf,j are such that m $ n or m = n. Let Xi and J denote an input vector and an input sequence, respectively. b(q,, J) denotes the state reached by applying J to qi. Any Mealy-type machine may be transformed to an equivalent Moore-type machine (see Fig. 2 ). Accordingly, the use of Moore-type machines is not a restriction.
The application of an input test sequence will be called a "testing experiment." It is assumed that the fault-free circuit M can be initialized in a preset state qo e Q and that the preset sequence is applied before a testing experiment. and din Mf,have the same output vector, they will be called o-compatible (output compatible). The table in Fig. 2(d) Definition 2: A transition sequence T is a string of successive transitions in a machine M. It is defined by a state qiand an input sequence J. We note T = qiJ (see Fig. 1(c) ]. 
